[2 con] (DT) IC 74373 74HC373 DIP-20 Hàng Tốt (74HC373N) (IC Flip-Flop loại bát phân D với đầu ra 3 trạng thái)

IC 74HC373 74HC373N DIP-20 74HC373N - Octal D-type transparent latch; 3-state DataSheet General description The 74HC373; 74HCT373 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A. The 74HC373; 74HCT373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches. The 74HC373; HCT373 consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D input changes. When LE is LOW the latches store the information that was present at the D inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. The 74HC373; 74HCT373 is functionally identical to: 74HC533; 74HCT533: but inverted outputs 74HC563; 74HCT563: but inverted outputs and different pin arrangement 74HC573; 74HCT573: but different pin arrangement Features 3-state non-inverting outputs for bus oriented applications Common 3-state output enable input Functionally identical to the 74HC563; 74HCT563, 74HC573; 74HCT573 and 74HC533; 74HCT533 ESD protection: HBM EIA/JESD22-A114-C exceeds 2 000 V MM EIA/JESD22-A115-A exceeds 200 V Specified from -40 Cel to +85Cel and from -40 Cel to +125 Cel Điện tử Minh Nguyên CHIPN24 - Thời gian làm việc: + Từ T2-T7: 8h00' sáng - 6h00' tối + Riêng Chủ nhật: Từ 8h00' sáng - 3h00' chiều